当前位置:龙人芯片解密公司 >> ATMEL芯片解密 >> XC3S250E-4PQG208C芯片解密特性的介绍


  · Very low cost, high-performance logic solution for high-volume, consumer-oriented applications
  · Proven advanced 90-nanometer process technology
  · Multi-voltage, multi-standard SelectIO(TM) interface pins
     - Up to 376 I/O pins or 156 differential signal pairs
     - LVCMOS, LVTTL, HSTL, and SSTL single-ended signal standards
     - True LVDS, RSDS, mini-LVDS differential I/O
     - 3.3V, 2.5V, 1.8V, 1.5V, and 1.2V signaling
     - Enhanced Double Data Rate (DDR) support
  · Abundant, flexible logic resources
     - Densities up to 33,192 logic cells, including optional shift register or distributed RAM support
     - Efficient wide multiplexers, wide logic
     - Fast look-ahead carry logic
     - Enhanced 18 x 18 multipliers with optional pipeline
     - IEEE 1149.1/1532 JTAG programming/debug port
  · Hierarchical SelectRAM(TM) memory architecture
     - Up to 648 Kbits of fast block RAM
     - Up to 231 Kbits of efficient distributed RAM
  · Up to eight Digital Clock Managers (DCMs)
     - Clock skew elimination (delay locked loop)
     - Frequency synthesis, multiplication, division
     - High-resolution phase shifting
     - Wide frequency range (5 MHz to over 300 MHz)
  · Eight global clocks and eight clocks for each half of device, plus abundant low-skew routing
  · Configuration interface to industry-standard PROMs
     - Low-cost, space-saving SPI serial Flash PROM
     - x8 or x8/x16 parallel NOR Flash PROM
     - Low-cost Xilinx Platform Flash with JTAG
  · Complete Xilinx ISE(TM), WebPACK(TM) development system support
  · MicroBlazeTM, PicoBlazeTM embedded processor cores
  · Fully compliant 32-/64-bit 33/66 MHz PCI support
  · Low-cost QFP and BGA packaging options
     - Common footprints support easy density migration
     - Pb-free packaging options